 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 1516 5-TAP DIP/SMD DELAY LINE TD/TR = 3 (SERIES 1516) FEATURES * * * * * 5 taps of equal delay increment Delays to 200ns Low profile Epoxy encapsulated Meets or exceeds MIL-D-23859C GND IN T1 T2 1 2 3 4 8 7 6 5 GND T5 T4 T3 data 3 (R) delay devices, inc. PACKAGES IN Signal Input T1-T5 Tap Outputs GND Ground Note: Standard pinout shown Other pinouts available FUNCTIONAL DESCRIPTION The 1516-series device is a fixed, single-input, fiveoutput, passive delay line. The signal input (IN) is reproduced at the outputs (T1-T5) in equal increments. The delay from IN to T5 (TD) and the characteristic impedance of the line (Z) are determined by the dash number. The rise time (TR) of the line is 30% of TD, and the 3dB bandwidth is given by 1.05 / TD. The device is available in a 8-pin DIP (1516) or a 8-pin SMD (1516S), and a wide range of pinouts may be specified. Part numbers are constructed according to the scheme shown at right. For example, 1516C-101-500B is a 290 mil DIP, 100ns, 50 delay line with pinout code B. Similarly, 1516SB-151-501 is a 240 mil SMD, 150ns, 500 delay line with standard pinout. PART NUMBER CONSTRUCTION 1516(S)m - xxx - zzz p MOUNTING HEIGHT CODE See Table DELAY TIME Expressed in nanoseconds (ns) First two digits are significant figures Last digit specifies # of zeros to follow IMPEDANCE Expressed in nanoseconds (ns) First two digits are significant figures Last digit specifies # of zeros to follow PINOUT CODE See Table Omit for STD pinout SERIES SPECIFICATIONS * * * * * Dielectric breakdown: Distortion @ output: Operating temperature: Storage temperature: Temperature coefficient: 50 Vdc 10% max. -55C to +125C -55C to +125C 100 PPM/C TD (ns) 5 10 15 20 25 30 40 50 60 75 80 100 110 125 150 180 200 TI (ns) 1.0 2.0 3.0 4.0 5.0 6.0 8.0 10.0 12.0 15.0 16.0 20.0 22.0 25.0 30.0 36.0 50.0 DELAY SPECIFICATIONS TR (ns) 3.0 4.0 5.0 6.0 7.0 10.0 13.0 15.0 20.0 25.0 26.0 30.0 32.0 40.0 50.0 60.0 70.0 Z=50 N/A 3 3 3 3 3 3 3 3 3 4 4 4 4 N/A N/A N/A ATTENUATION (%) TYPICAL Z=100 Z=200 Z=300 Z=500 5 N/A N/A N/A 5 5 N/A N/A 5 5 N/A N/A 5 5 5 N/A 5 5 5 7 5 5 5 7 5 5 5 7 5 5 7 7 5 6 7 8 5 6 7 8 5 6 7 8 5 6 7 8 5 6 7 8 5 6 7 8 5 8 10 10 7 8 10 10 8 10 12 12 PINOUT CODES CODE STD A B C D IN 2 1 1 7 1 T1 3 2 7 2 2 T2 4 3 3 6 7 T3 5 4 6 3 3 T4 6 6 4 5 6 T5 7 7 5 4 4 GND 1,8 5,8 8 1,8 5,8 MOUNTING HEIGHT CODES CODE A B C HEIGHT (MAX) 0.187 0.240 0.290 DIP Yes Yes Yes SMD No Yes Yes Notes: TI represents nominal tap-to-tap delay increment Tolerance on TD = 5% or 2ns, whichever is greater Tolerance on TI = 5% or 1ns, whichever is greater "N/A" indicates that delay is not available at this Z Note: Codes A and B are not available for all values of TD Contact technical staff for details (c)1997 Data Delay Devices Doc #97029 2/7/97 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 1 1516 FUNCTIONAL DIAGRAM T1 T2 T3 T4 IN GND T5 GND PACKAGE DIMENSIONS 8 7 6 5 Lead Material: Nickel-Iron alloy 42 TIN PLATE 1 2 3 4 .500 MAX. .280 MAX. See Table .015 TYP. .010.002 .018 TYP. .070 MAX. .300.010 3 Equal spaces each .100.010 Non-Accumulative .350 MAX. 1516-xx (DIP) .020 TYP. 8 7 6 5 .040 TYP. .270 TYP. 1 2 3 4 .010 TYP. .430 TYP. .100 .300 .520 MAX. .110 See Table .050 TYP. 1516S-xx (Gull-Wing) Doc #97029 2/7/97 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 2 1516 PASSIVE DELAY LINE TEST SPECIFICATIONS TEST CONDITIONS 25oC 3oC High = 3.0V typical Low = 0.0V typical Source Impedance: 50 Max. Rise/Fall Time: 3.0 ns Max. (measured at 10% and 90% levels) Pulse Width (TD <= 75ns): PWIN = 100ns Period (TD <= 75ns): PERIN = 1000ns Pulse Width (TD > 75ns): PWIN = 2 x TD Period (TD > 75ns): PERIN = 10 x TD INPUT: Ambient Temperature: Input Pulse: OUTPUT: Rload: Cload: Threshold: 10M 10pf 50% (Rising & Falling) NOTE: The above conditions are for test only and do not in any way restrict the operation of the device. PERIN PWIN TRISE INPUT SIGNAL 90% 50% 10% TFALL VIH 90% 50% 10% VIL TFALL TRISE TRISE OUTPUT SIGNAL 90% 50% 10% TFALL VOH 90% 50% 10% VOL Timing Diagram For Testing OUT PULSE GENERATOR TRIG RIN IN DEVICE UNDER TEST (DUT) 50 T1 T2 T3 T4 T5 IN TRIG OSCILLOSCOPE RIN = ROUT = ZLINE ROUT Test Setup Doc #97029 2/7/97 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 3 |
Price & Availability of 1516A-10-10A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |